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Abstract Recent enhancements in process develop-
ment enable the fabrication of three dimensional
stacked ICs (3D-SICs) such as memories based on
Wafer-to-Wafer (W2W) stacking. One of the major
challenges facing W2W stacking is the low compound
yield. This paper investigates compound yield improve-
ment for W2W stacked memories using layer redun-
dancy and compares it to wafer matching. First, an
analytical model is provided to prove the added value
of layer redundancy. Second, the impact of such a
scheme on the manufacturing cost is evaluated. Third,
these two parts are integrated to analyze the trade-
off between yield improvement and its associated cost;
the realized yield improvement is also compared to
yield gain obtained when using wafer matching. The
simulation results show that for higher stack sizes layer
redundancy realizes a significant yield improvement as
compared to wafer matching, even at lower cost. For
example, for a stack size of six stacked layers and a die
yield of 85 %, a relative yield improvement of 118.79 %
is obtained with two redundant layers, while this is
14.03 % only with wafer matching. The additional cost
due to redundancy pays off; the cost of producing a
good 3D stacked memory chip reduces with 37.68 %
when using layer redundancy and only with 12.48 %
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when using wafer matching. Moreover, the results show
that the benefits of layer redundancy become extremely
significant for lower die yields. Finally, layer redun-
dancy and wafer matching are integrated to obtain
further cost reductions.
Keywords 3D stacked-IC · Yield enhancement ·
Memory redundancy · 3D memory · Wafer matching
1 Introduction
The increasing demand for more functionality on ICs
has been met by the semiconductor industry adhering
to Moore’s law. Recent enhancements in process de-
velopment enable the fabrication of three dimensional
stacked ICs (3D-SICs), which are electrically intercon-
nected by Through Silicon Vias (TSV). This opened
up new research directions that could be investigated
to continue the trend of performance increase. A TSV
based 3D-SIC is an emerging technology that pro-
vides a smaller footprint, higher interconnect density
between stacked dies, higher performance and lower
power consumption due to shorter wires as compared
to planar ICs [4]. Moreover, heterogeneous integration
in 3D-SICs allows dies to be manufactured with dis-
similar processing and technology nodes. For example,
memory layers can be stacked on a processor [15].
The key manufacturing steps in assembling 3D-SICs
are the stacking and the bonding of dies. The three
existing bonding methods are Die-to-Die (D2D), Die-
to-Wafer (D2W) and Wafer-to-Wafer (W2W) bond-
ing [6]. High alignment accuracy is feasible in D2D
and D2W bonding, but it impacts the throughput neg-
atively. In D2D and D2W bonding, Known Good Die
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(KGD) stacking can be applied to prevent faulty dies
from being stacked [6]. W2W stacking allows for high
manufacturing throughput due to single wafer align-
ment and thinned wafers and small die handling, but
requires stacking of dies with the same area. Due to
their regularity, stacked memories are very attractive to
W2W stacking. However, one of the major drawbacks
of W2W stacking is low compound yield especially with
increased number of stacked layers.
Traditionally, memory yield improvement in 2D
chips is realized by using spare rows and/or columns
to repair defective ones. 3D stacked memories allow
the exploration of new repair schemes that take ad-
vantage of the vertical dimension, e.g., inter-layer re-
dundancy [8] and layer redundancy [22]. In inter-layer
redundancy, if a memory layer is not repairable because
the number of defective rows and/or columns is more
than the spares, then additional resources (spares) from
the neighboring layers could be borrowed and used. A
drawback of this approach is the additional required
number of TSVs and the routing complexity to mutu-
ally share and access the spare resources among the lay-
ers in the stack. The second scheme, layer redundancy,
can be applied at the wafer level. Additional redundant
layer(s) are stacked to replace the faulty irreparable
memory dies in the stack.
This paper investigates layer redundancy as a mean
for compound yield improvement for 3D W2W stacked
memories. In addition, it compares the results with
wafer matching [24]; a technique to improve W2W
stacking by matching wafers with similar fault distrib-
utions. Finally, it combines both techniques and inves-
tigates the realized yield improvement.
The main contributions of this paper are:
– A classification of 3D memories and 3D memory
redundancy repair schemes.
– An analytical model that formulates the yield gain
as a result of layer redundancy.
– A memory layer replacement circuit that modifies
addresses of faulty memory layer(s) to the spare
layer(s).
– A comparison of 3D W2W stacked memories with
and without layer redundancy in terms of the cost
of producing good 3D stacks.
– A comparison between 3D W2W stacked memories
using layer redundancy and wafer matching as yield
improvement schemes.
– The integration of both layer redundancy and wafer
matching into a single technique in order to make
use of both methods.
The remainder of this paper is organized as follows.
Section 2 classifies 3D memory architectures. Section 3
presents the two yield improvement schemes, i.e., wafer
matching and 3D memory redundancy. Sections 4 and 5
respectively introduce models to evaluate these two
schemes. The simulation results for layer redundancy
are provided in Section 6. Thereafter, this scheme is
compared with wafer matching in Section 7. Section 8
combines both methods to obtain further cost improve-
ments. Finally, Section 9 concludes this paper.
2 3D Memory Architectures
This section provides a brief overview of 3D memory
architectures and highlights the targeted architecture in
this paper; note that the work presented here can be
extended to any possible 3D memory architecture.
Partitioning memories across multiple device layers
can take place at different granularities, resulting in
three architectures. A top to bottom perspective is
presented in the following.
1. Stacked banks—The coarsest granularity partition-
ing of memory takes place at the bank level, by
stacking banks on the top of each other. Each bank
consists of a complete memory system (i.e., mem-
ory cell array, address decoder, write drivers, etc.).
An overall reduction in wire length is obtained
(about 50 % for certain configurations), resulting
into significant reduction in both power and de-
lay [16, 18]. A 3D manufactured DRAM based on
the stacking of banks manufactured by Samsung is
described in [9].
2. Cell arrays stacked on logic—This approach, in
contrast to the previous one, separates the periph-
eral logic (row decoders, sense amplifier, column
select logic, etc), from the cell arrays. The periph-
eral logic is placed on the bottom layer while the
cell array is split across one or multiple layers.
This is considered to be the true 3D memory [16].
Research in this area has been performed for both
SRAMs [16, 25] and DRAMs [2, 13]. By using
this separation method, the peripheral logic can be
optimized independently for speed, while the cell
arrays can be arranged to meet different criteria
(density, footprint, thermal, etc). Examples of 3D
manufactured DRAM based on cell arrays stacked
on logic are manufactured by NEC Electronics,
Elpida Memory [10] and Tezzaron [29]. A clas-
sification within the array layer can also be made.
– Divided-columns: in which bitlines are divided
and mapped onto different layers;
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– Divided-rows: in which wordlines are divided
and mapped onto different layers, requiring
one die-to-die TSV per wordline.
Both organizations reduce latency and power due
to reduced wordline/bitline lengths.
3. Intra-cell (bit) partitioning—Here, memory cells
are split among one or more layers. At this fine
granularity level, the relative small size of the cell
and the size of the TSV make the splitting across
layers a difficult task [25]. Nevertheless, the au-
thors in [16] claim that this option can be feasible
for multi-port SRAM arrays, such as register files,
when the access transistors of the cell are split
among multiple layers.
An example of an architecture that could benefit
from redundancy is the memory architecture con-
sidered in [13]. This architecture, cell arrays stacked
on logic, makes heterogeneous integration feasible.
For example, memory layers manufactured in DRAM
process technology optimized for area can be stacked
on the peripheral circuits manufactured in a logic
process optimized for speed.
3 Yield Improvement Schemes
This section describes two types of yield improvement
schemes. Section 3.1 describes wafer matching, a gen-
eral technique to increase the W2W compound yield.
Subsequently, Section 3.2 presents a classification of
possible memory redundancy schemes and discusses
the method analyzed in this paper.
3.1 W2W Matching
As already mentioned, W2W stacking suffers from
a low compound yield. Wafer matching has been
researched to mitigate this drawback by many au-
thors [17, 20, 21, 24, 27]; it is a technique based on the
matching of wafers with similar fault maps. In case of a
large stack size or low die yield, the improvement can
be significant. The improvement decreases for higher
die yield. For example, for a stack size of two layers
with a die yield of 85 % and 1,278 dies per wafer, wafer
matching is able to increase the compound yield from
72.3 % (for random W2W stacking) to 73.1 % [24].
Wafer matching may not be applicable for cell arrays
stacked on logic architecture as it requires wafer tests
prior to stacking. Depending on the memory architec-
ture and implementation, performing pre-bond wafer
tests may not always be possible, due to the absence of
peripheral circuits.
3.2 3D Memory Redundancy
To increase the memory yield, a memory repair scheme
can be added to any of the memory architectures pre-
sented in Section 2. Traditionally, yield improvement
for 2D memories is based on the use of spare rows
and/or columns [1]. 3D stacked memories, however,
provide additional repair features due to the vertical
dimension. The redundancy schemes for 3D memories
can be classified into three groups.
1. Intra-layer redundancy: Redundancy within each
layer is similar to that in planar memories. Each
layer may have spare rows and/or columns that can
be used within the same layer to improve the yield.
2. Inter-layer redundancy: In inter-layer redundant
memories, spare rows and/or columns cannot be
accessed only from the die they belong to, but
also from neighbor dies. Hence, they can borrow
additional resources in case they run out of their
own. Tezzaron memories are examples of memory
architectures that use inter-layer redundancy [15].
In [8], inter-layer redundancy is used by the authors
to increase the stacked memory yield for different
allocation algorithms.
3. Layer redundancy: Redundancy at the wafer or die
level. A faulty irreparable memory layer is disabled
and instead is replaced with a complete redundant
layer. A memory layer is not repairable if the re-
quired number of spares exceed the existing spares
within it.
In this paper, we analyze the yield increase based on
layer redundancy.
4 Layer Redundancy for Yield Improvement
This section covers the modeling of yield and cost for
layer redundancy; it also presents a simple design for
memory repair. Section 4.1 discusses the assumptions
made for layer redundancy. Thereafter, the yield and
cost modeling are described in Sections 4.2 and 4.3
respectively. Finally, Section 4.4 presents an example
of a memory-repair scheme.
4.1 Definitions and Assumptions
In order to accurately evaluate the memory yield im-
provement due to layer redundancy, different process
parameters have to be appropriately chosen. A 3D
stacked memory consists of multiple stacked layers/dies
interconnected by TSVs. Each die in the stack can be
either faulty or non-faulty (i.e., functional). The yield of
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the die is modeled by YD. In addition, new defects may
be introduced during the stacking process and have to
be taken into consideration [14]. Dies/layers that enter
the stack could get corrupted e.g., due to bonding and
thinning. The new introduced faults due to stacking are
modeled by the stacked-die yield YSD. For the TSVs,
the interconnect yield is represented by YINT. Other
parameters that influence the compound yield are the
stack size n and the number of redundant layers r. The
complete stack size is denoted by s = n + r.
The following assumptions are made in this paper
with respect to layer redundancy analysis:
– The memory layers in the stack are considered to
be independent; each layer can be either faulty or
non-faulty.
– Since many TSVs are shared (e.g., for address or
data buses), it is assumed that any malfunction in
communication between two layers results in faulty
stacked memory.
– We do not consider the peripheral circuit layer
in the model to-be-presented as it impacts both
3D stacked memories with or without layer redun-
dancy in a similar way.
To calculate the cost per 3D-SIC, we need to include
the manufacturing, test and packaging costs. The man-
ufacturing cost depends on the stack size, wafer cost
and 3D stacking cost. The test cost is a function of the
number of dies per wafer d, and the cost to test the in-
terconnects and dies. The complete test cost for a stack
size of n layers equals Ct = (n − 1) · d · tint + n · d · tdie.
Here, tint is the interconnect cost and tdie the test cost
per die. We denote the packaging cost to be Cpackaging
for a single 3D-SIC. The number of dies per wafer can
be derived from the wafer size and die area A.
4.2 Yield Modeling
The model will be presented first for 3D stacked mem-
ories without layer redundancy and thereafter for those
with layer redundancy.
Memories Without Layer Redundancy In case there
is no redundancy, i.e. s = n and r = 0, each layer in
the stack must operate to ensure memory functionality.
The compound yield Y(n) can be described as a func-
tion of the die yield YD and stack size n. Besides the
dies, also the interconnects and the 3D bonding must
be fault free; hence, the stacked-die yield YSD and the
interconnect yield YINT have to be considered as well.
This leads to the following yield expression for non-
redundant memories.
Y(n) = YnD · Yn−1SD · Yn−1INT (1)
Note that 3D stacked memory with n layers requires
n − 1 stacking steps. For the interconnect yield YINT,
the yield after repair is assumed, if TSV redundancy is
provided.
Memories with Layer Redundancy In this case, r re-
dundant layers are appended to the stack with n layers
resulting in a total layers of s = n + r. If n or more lay-
ers out of the stacked s layers are functionally correct,
then the final 3D-SIC is assumed to be non-faulty. The
probability p(i) that i layers out of s layers are non-
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We extend the symbol Y(n) for non-redundant mem-
ories to YLR(n, s) to denote the yield of a stack con-
taining s layers with r = s − n redundant layers. The
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· Ys−1SD · Ys−1INT (3)
In order for the stack to be considered defect-free,
at least n out of s layers must be defect-free. Note that
the redundant layers can be faulty as well. Equations 1
and 3 are equivalent in case n = s, i.e., in case there is
no layer redundancy.
4.3 Cost Modeling
The question rises whether it is cost-wise justified to
increase the yield by adding more redundant layers.
To answer this question, the cost for layer redundancy,
CLR, will be calculated for later evaluation. In this
section, we present the cost CLR for layer redundancy.
The cost CLR(s) for a stack size s can be formulated by
Eq. 4.
CLR(s) = CLR,m(s) + CLR,t(s) + CLR,p(s) (4)
CLR,m(s) = s · Cw + (s − 1) · C3D (5)
CLR,t(s) = CLR,t,post(s) + CLR,t,final(s) (6)
CLR,t,post(s) = (s − 1) · d · tint + Ys−1INT · s · d · tdie (7)
CLR,t,final(s) = YLR(n, s)
· {(s − 1) · d · tint + s · d · tdie} (8)
CLR,p(s) = YLR(n, s) · d · Cpackage (9)
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In this equation, CLR,m(s) presents the manufactur-
ing cost, CLR,t(s) the test cost and CLR,p(s) the pack-
aging cost. In Eq. 5, which presents the manufacturing
cost, Cw presents the wafer cost and C3D the cost re-
lated to 3D stacking processes including TSV, back side
processing, bonding processing, etc. Note that s wafers
are needed and that the stacking process operation has
to be performed s − 1 times.
Testing 3D-SICs are can be performed at several
stages, pre-bond testing (prior stacking), mid-bond test-
ing (during stacking), post-bond testing (prior pack-
aging) and a final testing (post-packaging) [14]. For
layer reduncy, we ignore the pre-bond and mid-bond
tests Tmi as dies are stacked based on the wafer level.
Intermediate mid-bond tests cannot prevent faulty dies
to be stacked as the case is for D2W stacking. There-
fore, the test cost CLR,t(s) in Eq. 6 is composed out
of two phases, a post-bond test prior to packaging
(Eq. 7) and a final test after packaging (Eq. 8). In
each testing phase, we assume that interconnects are
tested first, similarly as in [23]. As some of the faulty
interconnects are detected, some die tests for 3D-SICs
can be skipped. For example, in Eq. 7 after defective
interconnects are identified, only dies of the 3D-SICs
with fault-free interconnects should be further tested.
This remaining fraction equals 1 − Ys−1INT . The total test
cost depends on the number of dies d on the wafer, the
test cost for a single interconnect tint and the test cost
per die tdie.
The total packaging cost (Eq. 9) equals the number
of packaged ICs times the packaging cost Cpackaging per
3D-SIC. Note that we assume a packaging yield of
100 %.
Obviously, for 3D stacked memories without layer
redundancy, the cost C(n) can be derived similarly and
is described by the following equations.
C(n) = Cm(n) + Ct(n) + Cp(n) (10)
Cm(n) = n · Cw + (n − 1) · C3D (11)
Ct(n) = Ct,post(n) + Ct,final(n) (12)
Ct,post(n) = (n − 1) · d · tint + Yn−1INT · n · d · tdie (13)
Ct,final(n) = Y(n) · {(n − 1) · d · tint + n · d · tdie} (14)
Cp(n) = Y(n) · d · Cpackaging (15)
4.4 Design for Memory Repair
In the previous sections, yield and cost formulation for
layer redundancy were presented. In this section, we
will briefly discuss the different existing techniques to
realize layer redundancy and thereafter we propose a
layer replacement scheme for 3D stacked memories.
4.4.1 Traditional Approaches
Redundancy for 2D memories (intra-layer) is typically
performed by replacing the faulty row/column with
spares. The address of the faulty row/column is stored
in a programmable non-volatile memory before ship-
ping the chip to retain the information during the power
off. When the memory is accessed, it checks if the
addressed location is faulty by comparing it to the
stored faulty addresses in the programmable devices.
In case faulty, the initial (faulty) location is prevented
from being accessed and the spare location is activated
instead.
The programmable devices can include fuses, anti-
fuses or nonvolatile memory cells. Fuses may include
material such as polysilicon, silicides or metals such
as copper; they can be blown (programmed) by either
laser or electric current. Obviously laser fusing cannot
work for intra-layer redundancy if the memory cells
are stacked on the top of the peripheral logic layer.
Once stacked, blowing fuses by laser might become
unfeasible, as they are not reachable by the laser beam.
On the other hand, electrical fusing can be applied for
layer redundancy [12]. Faulty addresses can be pro-
grammed even after packaging. However, it requires
an on-chip programming circuit [19]. Similarly to fuses,
anti-fuses can be programmed (e.g., breaking down a
dielectric) electrically [28] or by using laser pulses. Last,
non-volatile memory cells can be also used to store the
faulty addresses, especially for non-volatile memories
such as EEPROM.
4.4.2 Layer Replacement Scheme for 3D Stacked
Memories
Memory repair based on layer redundancy needs to
store the ID (index) of the faulty layer in a program-
mable non-volatile device. As already mentioned, this
can be done with electrical fusing, electrical anti-fusing
or by using nonvolatile memory cells. If the faulty
layer is accessed, the repair scheme should redirect the
address to a redundant layer. In the rest of this section,
we will show a concept that can realize such a task.
Let us assume that the size of the s memory layers are
the same; hence, log2(s) bits can be used to distinguish
between the different layers. We assume further that
the log2(s) bits are the most significant bits (MSB’s)
of the memory address; therefore, they are unique for
each layer. Figure 1 shows how this MSB’s can be used
to redirect the address to a redundant layer rather than
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Fig. 1 Layer replacement circuit
the faulty layer. The programmable devices PD in the
figure store the ID (i.e., the MSB’s) of the faulty layers.
The MSB’s of the original address O_Address will be
compared with the stored bits in the PD’s; if a hit
occurs, then the O_Address has to be mapped to the
MSB’s of a redundant layer (denoted by r1 and r2).
For example, assume a stack size n = 2 and the number
of redundant layers is r = 2 as in the figure, then 2
bits (= log2(4)) needed as MSB’s to identify the four
layers. Assume further that the combinations 00 and
01 identify the layers L1 and L2 and the combination
10 and 11 identify the spare redundant layers R1 and
R2. If L1 is faulty, then its access will be inhibited as
the comparator will produce a hit and force the mux
to select the new address r1; in this case the address is
converted from 00 to 10, hence accessing the redundant
layer instead of the faulty layer. Similarly, if L2 is faulty,
its address will be remapped to the address r2 = 11.
5 Wafer Matching for Yield Improvement
This section briefly presents wafer matching as it is
used for comparison with layer redundancy. First, the
process assumptions and definition for wafer matching
are presented. Thereafter, a yield and a cost model are
described.
5.1 Definitions and Assumptions
To fairly compare layer redundancy with wafer match-
ing, the same yield parameters used in layer redun-
dancy are used here, i.e., die yield YD, interconnect
yield YINT and stacked-die yield YSD have to be used.
However, due to the nature of wafer matching an ad-
ditional parameters must be considered, the repository
size.
A repository contains a collection of wafers with the
same functionality. The larger the size of the repository
the better the quality of the matching, since there are
more wafers to select from. The symbol k is used to
denote the repository size.
The yield improvement of wafer matching heavily
depends on the number of dies per wafer d. As wafer
matching requires pre-bond testing, each die has to
be tested prior entering the stack. We use the same
symbols tint and tdie denote the cost per interconnect
and die.
5.2 Yield and Cost Models for Wafer Matching
Improve yield for 3D circuits based on wafer matching
has been discussed by many authors [17, 20, 21, 24, 27].
In this paper, we use the adaptive Best Pair (BP) algo-
rithm [24] to determine the yield increase due to wafer
matching.
The BP matching scenario realizes a yield YBP =
f (n, k, d, YD), which is a function of the stack size n,
the repository size k, the number of dies per wafer d and
the die yield YD. By assuming k and d to be constant,
we can define YBP(n, YD); i.e., it is primarily a function
of the stack size and the die yield. This yield can be
recursively described by the following equation:
YBP(n, YD) = YBP(n − 1, YD) · Match(n − 1, YD). (16)
Here Match(n − 1, YD) presents the die yield of the
best wafer that matches with the stacked n − 1 layers
(given a certain matching criterion).
To calculate the compound yield due to wafer match-
ing, YWM, both stacked-die yield YSD and interconnect
yield YINT have to be incorporated with YBP. We define
the wafer matching yield as follows:
YWM(n) = YBP(n, YD) · Yn−1SD · Yn−1INT (17)
The cost to perform the wafer matching consist also
of three components: manufacturing, test and packag-
ing cost. Equation 18 describes this cost.
CWM(n) = CWM,m(n) + CWM,t(n) + CWM,p(n) (18)
CWM,m(n) = n · Cw + (n − 1) · C3D (19)
CWM,t(n) = CWM,t,pre(n) + CWM,t,post(n)
+ CWM,t,final(n) (20)
CWM,t,pre(n) = n · d · tint (21)
CWM,t,post(n) = YBP · (n − 1) · d · tint (22)
CWM,t,final(n) = YBP · Yn−1INT
· {(n − 1) · d · tint + n · d · tdie} (23)
CWM,p(n) = YBP · Yn−1INT · d · Cpackaging (24)
The manufacturing cost is assumed to be the same
as for the case no wafer matching is used. The test
cost, however, differs as a pre-bond test is required
(CWM,t,pre(n)). In the pre-bond test only dies are tested.
In the post-bond test, die test are skipped as it is
proven to be more cost-effective [27]. Here, only the
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interconnects are tested during the post-bond test. As
a consequence of this, some faulty stacked dies will
escape the test and therefore will be packaged. These
faulty chips, however, will be detected in the final test.
In case wafer matching is not performed, the yield
and cost are given by Eqs. 1 and 10 respectively.
6 Simulation Results for Layer Redundancy
In this section we analyze the yield gain due to layer
redundancy and its associated cost by attributing the
manufacturing cost to the good stacked ICs. However,
first the process parameters used for simulation will be
given.
6.1 Process Parameters
The defined parameters in Section 4.1 need to have
actual values for the simulation. In this section, we
justify their values. We assume a die yield of YD = 85 %
as reported in the ITRS roadmap [7]. The stacked-die
yield YSD is assumed to be 99 % [27]. The interconnect
yield YINT is assumed to be 97 % per stacked layer [27].
In order to determine the number of dies per wafer
d, we need to know the wafer size and die area. A
standard 300 mm diameter wafer is selected with an
edge clearance of 3 mm. The memory die area selected
belonging to the considered die yield is assumed to
be A = 93 mm2 [7]. For this die area and wafer size,
the number of Gross Dies per Wafer (GDW) approxi-
mately equals to d = 675 [5].
For the test cost, we assume a test cost per die tdie =
0.23 cent [3, 11]. We assume that the interconnect test
are 100 less in cost, similar as in [27].
The packaging cost forms a significant fraction of the
overall cost and depends on the used technique [26]. In
this paper, we assume the packaging cost to be 50 % of
a die cost.
6.2 Yield Improvement
The relative yield improvement of memories enabled
with redundancy over memories without layer redun-
dancy can be expressed by normalizing Eq. 3 over Eq. 1.

















· Yi−nD · (1 − YD)s−i
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· Ys−nSD · Ys−nINT (25)
Table 1 shows the yields for memories with and
without layer redundancy. The second row gives the
absolute yield (Abs. yield) of the stack without using
layer redundancy. The rest of the table gives the yield
improvement as a consequence of layer redundancy
for different stack sizes n and different number of
redundant layers r. For cost reasons it is assumed that
r ≤ n; i.e., the number of redundant layers is considered
smaller than or equal to the stack size n. Each entry in
the table (except the Abs. yield row) lists the relative
yield improvement YLR(n,s)Y(n) (Eq. 25) in percentage for
each value of n and r; entities where r > n are indicated
as ‘n.a.’ (not applicable). Inspecting the table reveals
the following:
– Layer redundancy improves the memory yield irre-
spective of the considered stack size and number
of redundant layers. The yield improvement be-
comes significant as the stack size increases; this is
because the occurrence probability of faulty layers
increases.
– Adding more redundant layers does not always
result in better yield improvement. The minimum
number of redundant layers that have to be added
to achieve the maximal yield improvement depends
in addition to n also on the process parameters
under consideration such as YD, YSD and YINT. For
example, the yield improvement for n = 4 realized
with r = 2 is larger than that realized with r = 4.
This yield drop is a consequence of additional faults
introduced in the larger stack due to the extra 3D
processing steps.
6.3 Cost Evaluation
To evaluate the additional yield gain of a redundant
memory fairly, its increased manufacturing cost must
be compensated for. In order to do that, we define the
cost of a good die CG as the cost of manufacturing
a good stacked IC; i.e., normalizing the cost C(n) to
the yield. This cost for 3D stacked memory without
Table 1 Relative yield improvement using layer redundancy in
% for various n and r
n = 1 n = 2 n = 3 n = 4 n = 5 n = 6
Abs. yield 85.00 69.38 56.63 46.23 37.73 30.80
r = 1 10.43 24.84 39.24 53.65 68.05 82.46
r = 2 n.a. 26.11 46.16 68.30 92.50 118.79
r = 3 n.a. n.a. 43.35 67.59 95.32 126.84
r = 4 n.a. n.a. n.a. 62.45 90.58 123.26
Bold entries show the optimal values
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and with layer redundancy are given in Eqs. 26 and 27
respectively.
CG(n) = C(n)/Y(n) (26)
CGLR(n, s) = CLR(s)/YLR(n, s) (27)
By using these equations, the relative improvement
or depreciation of the price of a good 3D-SIC with layer









Here, Eqs. 4 and 10 give the expressions for CLR(s)
and C(n). The last part of the equation, Y(n)YLR(n,s) , can be
evaluated by using Eq. 25.
Figure 2 shows the above cost ratio for various values
of n and s, and for 0.1 ≤ C3DCw ≤ 0.9, i.e., the 3D process-
ing cost lies between 10 and 90 % of the wafer cost. The
following can be concluded from the figure:
– The impact of the ratio C3DCw on the cost ratio
CGLR(n,s)
CG(n)
is negligible, especially for n > 3.
– Except for n = 3 and s = 5, the realized yield im-
provement is high enough to pay off the additional
cost made (related to additional memory layers and
stacking process). Again, this conclusion applies for
our case study and the assumed process parameters.
Other process parameters may result in other con-
clusions. Nevertheless, the figure clearly shows that
generally speaking, the achieved yield improve-
ment using layer redundancy results in lower cost
per good stack.
Fig. 2 Impact of layer redundancy on the cost ratio
CGLR(n,s)
CG(n)
Table 2 Relative cost improvement using layer redundancy for
various n and r
n = 1 n = 2 n = 3 n = 4 n = 5 n = 6
r = 1 170.18 20.21 −2.73 −17.00 −27.10 −34.79
r = 2 n.a. 54.37 14.30 −9.55 −25.79 −37.68
r = 3 n.a. n.a. 37.28 4.63 −17.13 −32.75
r = 4 n.a. n.a. n.a. 21.66 −5.48 −24.73
Bold entries show the optimal values
– The larger n, the larger the impact of layer redun-
dancy; i.e., the better the cost improvement due to
layer redundancy. For example, for n = 3 and s = 4,
the cost reduction achieved is around 2.73 %, while
this is 27.10 % for n = 5 and s = 6.




CG(n) will be analyzed. The results are sum-
marized in Table 2; it is assumed that C3DCw = 0.3. The
table shows that for n = r = 1, the cost of producing a
good stacked IC using layer redundancy is more than
twice expensive. This can be explained by the fact that
adding a single redundant layer to n = 1 doubles the
wafer cost. The associated cost with layer redundancy
starts to pay off from n = 3 on. As the table shows,
additional redundant layers do not always result in
lower cost. It strongly depends on the stack size and the
number of the-to-be added redundant layers (as well
as on the process parameters). Nevertheless, the larger
n, the more benefits can be realized. For example, for
n = 6 a cost reduction of 37.68 % can be obtained.
Another aspect which is worth to examine is the
impact of the die yield YD and the stacking yield pa-
rameters YINT and YSD on the cost. We still assume the
case where n = 5 and s = 6. The cost ratio CGLR(5,6)CG(5) for
different values of stack yield Yint, YSD and die yield
YD is given in Table 3; Yint and YSD are considered
between 91 and 99 % and YD is considered to between
60 and 90 %,. The table reveals that the die yield has the
Table 3 Relative cost improvement using layer redundancy for
various YD, Yint and YSD
YINT YSD
CGLR(5, 6) − CG(5)
CG(5)
YD = 0.6 YD = 0.7 YD = 0.8 YD = 0.9
0.91 0.91 −51.50 −41.64 −26.99 −3.17
0.91 0.95 −53.47 −43.96 −29.87 −7.00
0.91 0.99 −55.27 −46.06 −32.43 −10.46
0.95 0.91 −53.48 −43.97 −29.87 −7.02
0.95 0.95 −55.35 −46.16 −32.55 −10.63
0.95 0.99 −57.06 −48.14 −34.97 −13.86
0.99 0.91 −55.28 −46.08 −32.44 −10.48
0.99 0.95 −57.06 −48.15 −34.97 −13.86
0.99 0.99 −58.67 −50.01 −37.22 −16.87
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highest impact on the cost ratio; the lower the die yield,
the higher the benefits obtained by layer redundancy.
For example, for a YD = 60 % a cost improvement
around 55 % is obtained, while this does not exceed
16.87 % for YD = 90 %. Moreover, the table shows that
the higher the stack yield, the higher the benefit of layer
redundancy.
7 Comparison with Wafer Matching
This section gives first the simulation results for wafer
matching; these are thereafter compared with those
obtained for layer redundancy.
7.1 Simulation Results for Wafer Matching
In this section, we derive the equations to evaluate the
cost for wafer matching and simulate them. Again, we
consider the yield and cost improvements with respect
to the case where wafer matching is not used.
The defined parameters in Section 5.1 need to have
actual values for the simulation. We use exactly the
same parameters as defined in Section 6.1. The repos-
itory size for the wafer repositories is assumed to be
k = 50.
7.1.1 Yield Improvement
The relative yield improvement of memories enabled
with wafer matching over memories without wafer
matching can be expressed by normalizing Eq. 17 over




= YBP · Y
n−1
SD · Yn−1INT




This yield is exactly reported by the tool that im-
plements the Best Pair (BP) matching scenario [24].
Table 4 shows the absolute yield (second row) and
the relative yield improvement (third row) for different
stack sizes n.
Wafer matching is only applicable for a stack of two
or more layers. The larger the stack size, the higher the
yield gain. This relative yield improvement increases
from 1.62 % up to 14.03 % for stack sizes of two and
six layers respectively.
7.1.2 Cost Evaluation
To evaluate the additional yield gain of a redundant
memory fairly, its manufacturing and additional test
cost must be compensated for. In order to do that, we
define the cost of a good die CGWM as the cost of a good






Using this equation and Eq. 26, the relative improve-
ment or depreciation of the price of a good 3D-SIC with








Here, Eqs. 18 and 10 give the expressions for CWM(n)
and C(n) respectively. The last part of the equation,
Y(n)
YWM(n)
, can be evaluated by using Eq. 29.
The results of this equation are depicted in the last
row of Table 4. It shows that wafer matching becomes
more lucrative for increased stack sizes. For a stack
size of 2, the improvement is only 2.56 %; it grows to
12.48 % for a stack size of six layers.
7.2 Comparison
Sections 6 and 7.1 describe the yield improvement
schemes layer redundancy and wafer matching respec-
tively. In this section, we summarize both methods and
compare the cost improvements between them. Table 5
shows this comparison. The first column contains the
stack size. The second and third columns contain the
yield improvements for both techniques and the fourth
column gives the number of redundant layers used to
achieve the yield improvement in the third column.
The fifth and sixth column show the cost improve-
ments of both schemes, while the last column shows
the number of redundant layers used to obtain the cost
improvement in the sixth column. It should be noted
that depending on n, an optimal number of redundant
layers r (realizing maximal yield or cost improvement)
Table 4 Relative yield and
cost improvements for
various n
n = 1 n = 2 n = 3 n = 4 n = 5 n = 6
Abs. yield 85.00 69.38 56.63 46.23 37.73 30.80
YWM(n) − Y(n)
Y(n)
(%) – 1.62 3.71 6.49 10.00 14.03
CGWM(n) − CG(n)
CG(n)
(%) – −2.56 −4.50 −6.79 −9.47 −12.48
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CGLR(n, s) − CG(n)
CG(n)
(%) r
2 1.62 26.11 2 −2.56 20.21 1
3 3.71 46.16 2 −4.50 −2.73 1
4 6.49 68.30 2 −6.79 −17.00 1
5 10.00 95.58 3 −9.47 −27.10 1
6 14.03 126.84 3 −12.48 −37.68 2
is selected for the comparison. Considering yield only,
layer redundancy outperforms wafer matching by an
order of magnitude. Even the cost picture of these two
schemes confirms the superiority of layer redundancy
except for n = 2; the larger n, the larger the benefit. For
example, for a six stacked IC wafer matching is able to
reduce the cost with 12.48 % as compared to random
stacking, while layer redundancy is able to reduce this
with 37.68 %. However, for n = 2 layer redundancy will
result in an additional cost of 20.21 %.
8 Combining Layer Redundancy and Wafer matching
In this section, we combine the two methods. In order
to achieve that, a new algorithm is developed. This
algorithm is described in Section 8.1. Thereafter, we
present the results and analyze the additional cost im-
provements in Section 8.2. Finally, we compare the two
stand-alone techniques with their combined version in
Section 8.3.
8.1 Algorithm
To combine layer redundancy and wafer matching, a
two-step algorithm is used. The first step performs the
matching of the first n layers; the BP matching scenario
is used with slight modifications such as keeping track
of the number of good dies per stack. The second
step consists of matching the r redundant layers to the
stacked n layers. Two different methods can be used for
this step:
– Match The Best: To maximize the compound yield,
each matching step targets stacks with n − 1 good
Table 6 Relative cost improvement using the combined method
for various n and r
n = 1 n = 2 n = 3 n = 4 n = 5 n = 6
Abs. yield 85.00 69.38 56.63 46.23 37.73 30.80
r = 1 17.11 29.70 43.02 57.06 71.51 86.40
r = 2 n.a. 36.94 57.49 80.37 105.12 131.91
r = 3 n.a. n.a. 61.57 88.42 118.86 153.16
r = 4 n.a. n.a. n.a. 90.77 135.51 161.32
Bold entries show the optimal values
dies. The stacks with n − 1 good dies directly con-
tribute to the yield if a good die is stacked on them.
Note that after matching, stacks that had n − 2 good
dies will have n − 1 good dies in the next step.
– Match The Worst: To maximize the compound
yield, each matching step targets stacks with the
most faulty dies that are still repairable. Thus, the
first matching step is based on stacks with n − r
good dies, thereafter, stacks with n − r − 1 good
dies, etc. The process stops when all r redundant
layers are matched.
In the coming sections, we only consider the Match
The Best method as both methods report similar results.
We denote the yield after matching as YM,BP for this
method.
8.2 Simulation Results
Similarly as for the disjoint yield improvements meth-
ods, both the yield and cost components are going to
be explored. We define the cost CCOM(s) of a 3D-SIC
using the combined approach in a similar way as we
did for wafer matching, but now with stack size s. The
following equations describe these cost.
CCOM(s) = CCOM,m(s) + CCOM,t(s)
+ CCOM,p(s) (32)
CCOM,m(s) = s · Cw + (s − 1) · C3D (33)
CCOM,t(s) = CCOM,t,pre(s) + CCOM,t,post(s)
+ CCOM,t,final(s) (34)
CCOM,t,pre(s) = s · d · tint (35)
Table 7 Relative cost improvement using the combined method
for various n and r
n = 1 n = 2 n = 3 n = 4 n = 5 n = 6
r = 1 58.47 12.91 −7.80 −20.86 −30.16 −37.37
r = 2 n.a. 39.11 3.30 −17.79 −32.06 −42.51
r = 3 n.a. n.a. 18.81 −9.19 −27.76 −41.05
r = 4 n.a. n.a. n.a. 1.31 −21.10 −36.96
Bold entries show the optimal values
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CGCOM(n, s) − CG(n)
CG(n)
(%)
CGCOM(n, s) − GGWM(n)
GGWM(n)
(%)
CGCOM(n, s) − CGLR(n, s)
CGLR(n, s)
(%)
2 1 12.91 15.88 −9.94
3 1 −7.80 −3.46 −5.68
4 1 −20.86 −15.09 −3.89
5 2 −32.06 −24.95 −5.62
6 2 −42.51 −34.31 −6.60
CCOM,t,post(s) = YM,BP · (s − 1) · d · tint (36)
CCOM,t,final(s) = YM,BP · Ys−1INT
· {(s − 1) · d · tint + s · d · tdie} (37)
CCOM,p(n) = YM,BP · Ys−1INT · d · Cpackaging (38)
8.2.1 Yield Improvement
The yield improvement using the combined method,
YCOM(n, s), is directly obtained from simulation of the
two-step algorithm described in the previous section.
Table 6 shows the relative yield improvement real-
ized as compared with yield Y(n) of random stacking
(without layer redundancy); the absolute value of Y(n)
is given in the ‘Abs. yield’ row. Inspecting the table
reveals the following:
– Overall, the yield gain of the combined method
outperforms that of layer redundancy (see Table 1)
up to 64 %.
– Similarly as for layer redundancy, the memory yield
improves irrespective of the considered stack size
and number of redundant layers. Again, the yield
improvement becomes significant as the stack size
increases; this is because the occurrence probability
of faulty layers increases.
– When using layer redundancy only, the addition of
more redundant layers do not always result in bet-
ter yield improvement. However, here it is the case
for combined method; combining layer redundancy
with wafer matching results in additional benefits
that are larger than the yield loss due to stacking of
extra layers.
8.2.2 Cost Improvement
To fairly evaluate the cost of this combined technique,
both additional cost components for manufacturing and
testing must be included. We define the cost improve-









The relative cost change of this equation is depicted
in Table 7. The combined method is interesting for n ≥
3 used with appropriate number of redundant layers r.
The cost improves with larger stack sizes.
8.3 Comparison
In this last section, we compare the combined tech-
nique with the two stand-alone yield improvement
techniques. The results of this comparison are shown
in Table 8. The table contains five columns. The first
column gives the considered stack size, the second
column shows the number of redundant layers used
for the combined method, the third column the yield
improvement of the combined technique over no yield
improvement scheme (i.e., random stacking without
layer redundancy), the last two columns the yield im-
provement of the combined technique over the stand-
alone versions. The table shows that for n > 3 the com-
bined technique outperforms both layer redundancy
and wafer matching. Thus, the combined approach is
the best yield improvement technique to use.
9 Conclusion
This paper introduces the concept of layer redundancy
and investigates it as a scheme to improve the com-
pound yield of 3D stacked memories. It proposes an
analytical model to evaluate the yield improvement due
to layer redundancy.
Simulation results show that layer redundancy not
only outperforms wafer matching (as a yield improve-
ment scheme), but also realize a significant yield im-
provement, especially for larger stack size. For exam-
ple, for a stack size of six layers and a die yield of 85 %,
a relative yield improvement of 118.79 % is obtained
using two redundant layers, while this is 14.03 % with
wafer matching. The additional cost due to redundancy
pays off; the cost of producing a good 3D stacked
memory chip reduces with 37.68 % when using layer
redundancy and only with 12.48 % when using wafer
matching. Moreover, the results show that the benefits
of layer redundancy become extremely significant for
534 J Electron Test (2012) 28:523–534
lower die yields. Finally, we combined both methods
technique to obtain even better improvements; e.g.,
for the six layered stack, the cost reduced from 38.45
to 42.51 %.
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